

# PCM-3718

## PC/104 12-bit DAS Module with programmable gain



### Introduction

The PCM-3718 is high performance multifunction data acquisition module that attaches to the PC/104 connector on your CPU card or PC/104 CPU module. It offers 12-bit A/D conversion and digital input/output.

Automatic channel scanning circuitry and on-board SRAM let you perform multiple-channel A/D conversion with DMA and individual channel gains.

The PCM-3718 is an advanced new version of our popular PCL-818 multifunction data acquisition card series. A custom 160-pin ASIC chip integrates the functions of a full-size DAS card. This chip gives you maximum accuracy and reliability, along with minimum cost, size and power consumption.

The resulting PC/104 module is fully software compatible with the PCL-818/818H. This puts rich software support and a wide variety of external signal conditioning boards at your disposal.

The PCM-3718 is excellent for data acquisition, process control, automatic testing and factory automation.

### Features

- ✓ 16 single-ended or eight differential analog inputs, switch selectable
- ✓ 12-bit A/D, up to 30 KHz sampling rate with DMA transfer and different gain for each channel.
- ✓ Software programmable gain values
- ✓ Software selectable analog input ranges (in V):  
Bipolar:  $\pm 10$ ,  $\pm 5$ ,  $\pm 2.5$ ,  $\pm 1.25 \pm 0.625$   
Unipolar: 0 to 10, 0 to 5, 0 to 2.5, 0 to 1.25
- Two 8-bit digital input/output channels, TTL/DTL compatible
- Flexible triggering options: software trigger, programmable pacer trigger and external pulse trigger.
- Data transfer by program control, interrupt handler routine or DMA
- New-technology 160 pin 1.0  $\mu\text{m}$  CMOS ASIC chip

### Specifications

#### Analog Input (A/D converter)

- **Channels:** 16 single-ended or 8 differential, switch selectable
- **Resolution:** 12 bits
- **Input ranges (software programmable,  $V_{oc}$ ):**  
Bipolar:  $\pm 10$ ,  $\pm 5$ ,  $\pm 2.5$ ,  $\pm 1.25 \pm 0.625$   
Unipolar: 0 to 10, 0 to 5, 0 to 2.5, 0 to 1.25
- **Overvoltage:** Continuous  $\pm 30$  V max.
- **Conversion type:** Successive approximation
- **Conversion rate:** 30 KHz max.
- **Accuracy:**  $\pm 0.01\%$  of reading,  $\pm 1$  bit
- **Linearity:**  $\pm 1$  bit
- **Trigger modes:** Software trigger, on-board programmable pacer trigger or external trigger
- **Ext. trigger:** TTL compatible  
Load is 0.4 mA max. at 0.5 V and -0.05 mA max. at 2.7 V
- **Data transfer:** Program, interrupt or DMA

#### Digital Input/output

- **Channels:** two 8-bit
- **Level:** TTL compatible
- **Input voltage:**  
Low: 0.8 V max.  
High: 2.0 V min.
- **Input load:**  
Low: 0.4 mA max. at 0.5 V  
High: 0.05 mA max. at 2.7 V
- **Output voltage:**  
Low: Sink 8 mA at 0.5 V max.  
High: Source -0.4 mA at 2.4 V min.

#### Programmable pacer

- **Device:** Intel 8254 or equivalent
- **Counters:** 3 channels, 16 bit.  
Channels Count 1 and Count 2 are permanently configured as programmable pacers. Channel Count 0 is reserved for future development
- **Time base:**  
Pacer channel 1: 10 MHz or 1 MHz, switch selectable  
Pacer channel 2: Takes input from channel 1
- **Pacer output:**  
0.00023 Hz (71 minutes/pulse) to 2.5 MHz

## Interrupt channel

- **Level:** IRQ 2 to 7, software selectable
- **Enabled:** Via INTE bit of Control Register (BASE+9)


## DMA channel

- **Level:** 1 or 3, jumper selectable
- **Enable:** Via DMAE bit of Control Register (BASE+9)

## General

- **Power consumption (+5 V<sub>DC</sub>):** 180 mA typ., 400 mA max.
- **I/O connector:** 20 pin post headers for I/O connection.
- **Analog input connector:** 20 pin
- **I/O base:** Requires 16 consecutive address locations. Base address definable by DIP switch SW1 for address line A9-A4. The factory setting is Hex 300.
- **Operating temp:** 0 to +50°C
- **Storage temp:** -20 to +65°C

## Locating components



Connectors, switches and VR locations

Label	Function
J1	PC-bus connector
JP1	DMA level (1 or 3) and time base (1 MHz or 10 MHz)
JP2	Differential or single-ended inputs
JP3	DIO0 or external input
P1	Analog input
P2	Digital input/output connector
SW1	Base address
VR1	A/D full scale
VR2	A/D bipolar offset
VR3	A/D unipolar offset

## Daughterboards

We offer a wide variety of optional daughterboards to help you get the most from your PCM-3718. You will need the PCLD-780/880 Screw-terminal Board or PCLD-8115 Wiring Terminal Board to make connections.

### PCLD-789 Amplifier/Multiplexer board

This analog input-signal conditioning board multiplexes 16 differential inputs to one A/D input channel. A high-grade instrumentation amplifier provides switch selectable gains of 0.5, 1, 2, 100, 200, 1000 or user defined.

### PCLD-788 Relay Multiplexer Board

This board multiplexes up to 16 differential inputs to one analog output channel. It offers isolated break-before-make high voltage switching and a CJC circuit for thermocouple measurement.

### PCLD-787 8-channel simultaneous sample and hold board

This board lets you simultaneously acquire up to eight analog inputs with less than 30 nsec of channel-to-channel sample time uncertainty.

### PCLD-786 AC/DC power SSR and relay driver board

This board holds eight opto-isolated solid state relay modules and provides an additional eight outputs to drive external relays.

### PCLD-785B and PCLD-885 relay output boards

These boards let you control relays through the PCM-3718's 16-bit digital output channels. PCLD-785B provides 24 SPDT relays, while the PCLD-885 provides 16 SPDT power relays.

### PCLD-782B Isolated D/I Board

This board provides 24 opto-isolated digital inputs which connect to the PCM-3718's digital input channels.

### PCLD-779 8-channel relay-isolated multiplexer and amplifier board

This board lets you easily make multichannel temperature measurements. We designed it for the cost-sensitive customer who requires precision, low-level signal measurement and isolation for industrial applications.

### PCLD-770 with PCLD-7701/7702 modules

PCLD-770 accepts signals from up to eight PCLD-7701 or PCLD-7702 signal conditioning modules and multiplexes them into a single analog input channel. PCLD-7701 is an isolated amplifier module and the PCLD-7702 is an amplifier with I/V source. You can cascade up to ten PCLD-770s for a total of 80 differential input channels.

### PCLD-5B16 module carrier board

This board holds 16 5B-series input and/or output modules. We supply 5B modules for wide variety of signal input signals, including thermocouples, strain gauges and RTDs.

## Software support

---

The PCM-3718 comes with a powerful and easy-to-use software driver. Its functions get their parameters from a unified parameter table. This driver makes application programming much easier, especially when you use sophisticated features like interrupt or DMA data transfer.

The PCM-3718 software driver interface is compatible with our PCL-818H card. All 3rd party application software packages that support the PCL-818H should work with the PCM-3718 as well.

We are currently updating our own application software packages to support the PCM-3718. Please contact your Advantech representative to ensure that software packages support the PCM-3718 before you order them.

The following packages support the PCL-818H and should work with the PCM-3718:

### DADISP

Spreadsheet software for off-line data analysis and digital signal processing. *DSP Development Corp.*

### LABTECH NOTEBOOK

Integrated data acquisition software with real time analysis, display and process control. *Laboratory Technologies Corp.*

### LABTECH ACQUIRE

Low cost data acquisition software. *Laboratory Technologies Corp.*

### DAXpert 1.0

DOS-based general purpose data acquisition package. You can quickly set up an experiment, acquire data and graphically display the results on the screen in real time. *Advantech.*

### GENIE 1.1

Windows-based general purpose data acquisition package. Its intuitive, object-oriented graphical user interface simplifies control strategy and display setups. *Advantech*

### SNAP-MASTER for Microsoft Windows

A PC-based data-acquisition, analysis and display software tool for Microsoft Windows. This is the first Windows-based package that allows control of sensors, transducers, actuators and signal conditioners as part of the data-acquisition system. *HEM Data Corporation*

### GENESIS

Icon-based process-control software for graphically creating, simulating and executing real-time data acquisition and process control strategies. *ICONICS, Inc.*

### PC-Streamer

A menu-driven, user friendly data acquisition software package capable of continuously streaming up to 16 channels of acquired data to disk. It can store at up to 200 KB/sec with no limitations on file size. *Advantech*

## Installation

---

### Initial inspection

---

We carefully inspected the PCM-3718 mechanically and electrically before we shipped it. It should be free of marks and scratches and in perfect order on receipt.

As you unpack the PCM-3718, check it for signs of shipping damage (damaged box, scratches, dents, etc.). It is damaged or fails to meet specifications, notify our service department or your local sales representative immediately. Also, call the carrier immediately and retain the shipping carton and packing material for inspection by the carrier. We will then make arrangements to repair or replace the unit.

Discharge any static electricity on your body before you touch the board by touching the back of the system unit (grounded metal).

Remove the PCM-3718 from its protective packaging by grasping the rear metal panel. Handle the module only by its edges to avoid static electric discharge which could damage its integrated circuits. Keep the antistatic package. Whenever you remove the module from its connector, please store it in this package for protection.

You should also avoid contact with materials that hold static electricity such as plastic, vinyl and styrofoam.

### Switch and jumper settings

---

We designed the PCM-3718 ease-of-use as a primary design goal. The module has one function switch and seven jumper settings

The following sections tell how to configure the module. You may want to refer to the figure on page 2 for help identifying module components.

#### Base address selection (SW1)

You control the PCM-3718's operation by reading or writing data to the PC's I/O (input/output) port addresses. The PCM-3718 requires 16 consecutive address locations. Switch SW1 sets the module's base (beginning) address. Valid base addresses range from Hex 000 to Hex 3F0. Other devices in your system may, however, be using some of these addresses.

We set the PCM-3718 for a base address of Hex 300 at the factory. If you need to adjust it to some other address range, set switch SW1 as shown in the following table:

### Module I/O addresses (SW1)

Range (hex)	Switch position					
	1	2	3	4	5	6
000 - 00F	●	●	●	●	●	●
010 - 01F	●	●	●	●	●	○
⋮						
200 - 20F	○	●	●	●	●	●
210 - 21F	○	●	●	●	●	○
⋮						
* 300 - 30F	○	○	●	●	●	●
⋮						
3F0 - 3FF	○	○	○	○	○	○


○ = On   ● = Off   \* = default

**NOTE:** Switches 1-6 control the PC bus address lines as follows:

Switch	1	2	3	4	5	6
Line	A9	A8	A7	A6	A5	A4

### DMA channel and timer clock selection (JP1)

The PCM-3718 supports DMA data transfer. The jumper at the bottom of JP1 selects DMA channel 1 or 3, as shown in the following figure.




The jumper at the top of JP1 controls the input clock frequency for the module's 8254 programmable clock/timer. You have two choices: 10 MHz and 1 MHz. This lets you generate pacer output frequencies from 2.5 MHz to 0.00023 Hz (71 minutes/pulse).

The following equation gives the pacer rate:


$$\text{Pacer rate} = \text{Fclk} / (\text{Div1} * \text{Div2})$$

Fclk is 1 MHz or 10 MHz as set by jumper JP1. Div1 and Div2 are the dividers set in counter 1 and counter 2 in the 8254. See Chapter for more information on the module's 8254 counter/timer.




### Channel configuration, S. E. or diff. (JP2)

The PCM-3718 offers 16 single-ended or eight differential analog input channels. Jumper JP2 switches the channels between single-ended or differential input, as shown below:



### External input or DIO selection (JP3)

You can use pin 1 on connector P2 to connect digital I/O line 0 or to connect an external A/D trigger source. Jumper JP3 selects the function of the pin, as shown below:



### Connector pin assignments

The PCM-3718 has two on-board 20-pin flat-cable connectors (insulation displacement, mass termination). The figure on page 2 shows connector locations.

#### Abbreviations

A/D S	Analog input (single-ended)
A/D H	Analog input high (differential)
A/D L	Analog input low (differential)
A.GND	Analog ground
DIO	Digital input/output
D.GND	Digital and power supply ground

#### Connector P1 — Analog Input, single-ended operation

A/D S0	1 2	A/D S8
A/D S1	3 4	A/D S9
A/D S2	5 6	A/D S10
A/D S3	7 8	A/D S11
A/D S4	9 10	A/D S12
A/D S5	11 12	A/D S13
A/D S6	13 14	A/D S14
A/D S7	15 16	A/D S15
A.GND	17 18	A.GND
A.GND	19 20	A.GND

#### Connector P1 — Analog Input, differential-ended operation

A/D H0	1 2	A/D L0
A/D H1	3 4	A/D L1
A/D H2	5 6	A/D L2
A/D H3	7 8	A/D L3
A/D H4	9 10	A/D L4
A/D H5	11 12	A/D L5
A/D H6	13 14	A/D L6
A/D H7	15 16	A/D L7
A.GND	17 18	A.GND
A.GND	19 20	A.GND

#### Connector P2 — Digital Input/output

DIO 0	1 2	DIO 1
DIO 2	3 4	DIO 3
DIO 4	5 6	DIO 5
DIO 6	7 8	DIO 7
DIO 8	9 10	DIO 9
DIO 10	11 12	DIO 11
DIO 12	13 14	DIO 13
DIO 14	15 16	DIO 15
D.GND	17 18	D.GND
+5 V	19 20	+12 V

## Hardware installation

**Warning!** *TURN OFF your PC power supply whenever you install or remove the PCM-3718 or connect and disconnect cables.*

### Installing the module

1. Turn the PC's power off. Turn the power off to any peripheral devices such as printers and monitors.
2. Disconnect the power cord and any other cables from the back of the computer.
3. Remove the system unit cover (see the user's guide for your chassis if necessary).
4. Remove the CPU card from the chassis (if necessary) to gain access to the card's PC/104 connector.
5. Screw the brass spacer (included with the module) into the threaded hole on the CPU card. Do not tighten too much, or the threads may be damaged.
6. Carefully align the pins of the PCM-3718 with the PC/104 connector. Slide the module into the connector. The module pins may not slide all the way into the connector; do not push too hard or the module may be damaged.
7. Secure the module to the CPU card to the threaded hole in the CPU card using the included screw.
8. Attach any accessories to the PCM-3718 using 20 pin flat cables.
9. Reinstall the CPU card and replace the system unit cover. Reconnect the cables you removed in step 2. Turn the power on.

This completes the hardware installation. Install the software driver as described in the following section.

### Software installation

The PCM-3718 includes a floppy disk with utility software. The disk contains the following:

1. A comprehensive I/O driver for A/D and digital I/O applications. This driver lets you use standard functions, written in common programming languages, to operate the PCM-3718. You do not need to perform detailed register programming. The driver supports the following languages: BASICA, GWBASIC, Quick BASIC, Microsoft C/C++ and PASCAL, Turbo C/C++, Borland C/C++ and Turbo PASCAL. Please refer to the Software Driver User's Manual for more information.
2. Demonstration programs
3. A calibration program
4. A test program

We strongly recommend that you make a working copy from the master disk and store the master disk in a safe place. You can use the DOS COPY or DISKCOPY commands to copy the disk files to another floppy disk or simply use the COPY command to copy the files to a hard disk.

## Signal connections


Correct signal connections ensure that your application will accurately send and receive data. Good signal connections can also avoid a lot of unnecessary damage to the PC and other hardware. This chapter provides information on signal connections for different types of data acquisition applications.

### Analog input connections

The PCM-3718 supports either 16 single-ended or eight differential analog inputs. Jumper JP2 selects the input channel configuration. The major difference between single-ended and differential input connections is the number of signal wires per input channel.


#### Single-ended channel connections

Single-ended connections use only one signal wire per channel. The voltage on the line references to the common ground on the card. A signal source without a local ground is called a "floating" source. It is fairly simple to connect a single-ended channel to a floating signal source. A standard wiring diagram looks like this:



#### Differential channel connection


The differential input configuration uses two signal wires per channel. The card measures only the voltage difference between these two wires, the HIGH wire and the LOW wire. If the signal source has no connection to ground, it is called a "floating" source. A connection must exist between LOW and ground to define a common reference point for floating signal sources. To measure a floating source connect the input channel as shown below:




If the signal source has one side connected to a local ground, the signal source ground and the PCM-3718 ground will not be at exactly the same voltage, as they are connected through the ground return of the equipment and building wiring. The difference between the ground voltages forms a common-mode voltage.

To avoid the ground loop noise effect caused by common-mode voltages, connect the signal ground to the LOW input. Do not connect the LOW input to the PCM-3718 ground directly. In some cases you may also need a wire connection between the PCM-3718 ground and the signal source ground for better grounding. The following two diagrams show correct and incorrect connections for a differential input with local ground:

**Correct connection**



**Incorrect connection**



**Expanding analog inputs**

You can expand any or all of the PCM-3718's A/D input channels using multiplexing daughterboards. Most daughterboards connect directly to the module's 20-pin connectors. You may require the PCLD-8115 Screw Terminal Board for connections.


The PCLD-789 Amplifier and Multiplexer multiplexes 16 differential inputs to one A/D input channel. You can cascade up to eight PCLD-789s to the PCM-3718 for a total of 128 channels.

The PCLD-8115 Screw Terminal Board makes wiring connections easy. It provides 20-pin flat cable connectors and a CJC (Cold Junction Compensation) circuit which lets you directly measure thermocouples. You can handle all types of thermocouples with software compensation and linearization.


Special circuit pads on the PCLD-8115 accommodate passive signal conditioning components. You can easily implement a low-pass filter, attenuator or current shunt by adding resistors and capacitors.

**Digital signal connections**

The PCM-3718 has two 8-bit digital input/output channels. The digital I/O levels are TTL compatible. The following figure shows connections to exchange digital signals with other TTL devices:



To receive an OPEN/SHORT signal from a switch or relay, add a pull-up resistor to ensure that the input is held at a high level when the contacts are open. See the figure below:



## Register structure and format

The key to programming the PCM-3718 is to understand the function of the module's 16 registers. The PCM-3718 requires 16 consecutive addresses in the PC's I/O space. Each address corresponds to a module register. The address of each register is specified as an offset from the module's base address.

For example, BASE+0 is the module's base address and BASE+7 is the base address + seven bytes. If the module's base address is Hex 300, the register's address is Hex 307. The following sections give detailed information on the layout and function of each of the module's registers.

### I/O port address map

The following table shows the function of each register or driver and its address relative to the module's base address.

#### I/O port address assignments

Address	Read	Write
BASE+0	A/D low byte & channel	Software A/D trigger
BASE+1	A/D high byte	A/D range control
BASE+2	MUX scan channel	MUX scan channel & range control pointer
BASE+3	DIO low byte (DIO 0-7)	DIO low byte (DIO 0-7)
BASE+4	N/A	N/A
BASE+5	N/A	N/A
BASE+6	N/A	N/A
BASE+7	N/A	N/A
BASE+8	Status	Clear interrupt request
BASE+9	Control	Control
BASE+10	N/A	Counter enable
BASE+11	DIO high byte (DIO 8-15)	DIO high byte (DIO 8-15)
BASE+12	Counter 0	Counter 0
BASE+13	Counter 1	Counter 1
BASE+14	Counter 2	Counter 2
BASE+15	N/A	Counter control

### A/D data registers - BASE+0/1

Two read-only registers at BASE+0 and BASE+1 hold A/D conversion data. The 12 bits of data from the conversion are stored in BASE+1 bit 7 to bit 0 and BASE+0 bit 7 to bit 4. BASE+0 bits 3 to 0 store the source A/D channel number.

#### BASE+0 (read only) - A/D low byte & channel no.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	AD3	AD2	AD1	AD0	C3	C2	C1	C0

#### BASE+1 (read only) - A/D high byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	AD11	AD10	AD09	AD08	AD07	AD06	AD05	AD04

**AD11 to AD0** Analog to digital data. AD0 is the least significant bit (LSB) of the A/D data, and AD11 is the most significant bit (MSB).

**C3 to C0** A/D channel number from which the data is derived. C3 is the MSB and C0 is the LSB.

### Software A/D trigger - BASE+0

You can trigger an A/D conversion from software, the module's on-board pacer or an external pulse. Bits 1 and 0 of register BASE+9 (shown on page 9) select the trigger source. If you select software triggering, a write to the register BASE+0 with any value will trigger an A/D conversion.

### A/D range control - BASE+1

Each A/D channel has its own individual input range, controlled by a range code stored in on-board RAM. If you want to change the range code for a given channel, select the channel as the start channel in register BASE+2, MUX scan (described in the next section), then write the range code to bits 0 to 3 of BASE+1.

#### BASE+1 (write only) - A/D range control code

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	N/A	N/A	N/A	N/A	G3	G2	G1	G0

Range codes appear below:

Input range	Unipolar/bipolar	Range code			
		G3	G2	G1	G0
±5 V	B	0	0	0	0
±2.5 V	B	0	0	0	1
±1.25 V	B	0	0	1	0
±0.625 V	B	0	0	1	1
0 to 10 V	U	0	1	0	0
0 to 5 V	U	0	1	0	1
0 to 2.5 V	U	0	1	1	0
0 to 1.25 V	U	0	1	1	1
±10 V	B	1	0	0	0
N/A		1	0	0	1
N/A		1	0	1	0
N/A		1	0	1	1
N/A		1	1	0	0
N/A		1	1	0	1
N/A		1	1	1	0
N/A		1	1	1	1

## MUX scan register – BASE+2

Read/write register BASE+2 controls multiplexer (MUX) scanning. The high nibble provides the stop scan channel number, and the low nibble provides the start scan channel number. The MUX initializes automatically to the start channel when you write to this register. Each A/D trigger sets the MUX to the next channel.

With continuous triggering the MUX will scan from the start channel to the end channel then repeat. For example, if the start channel is 3 and the stop channel is 7, then the scan sequence is 3, 4, 5, 6, 7, 3, 4, 5, 6, 7, 3, 4 ...

### BASE+2 (write) – start and stop scan channels

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	CH3	CH2	CH1	CH0	CL3	CL2	CL1	CL0

**CH3 to CH0** Stop scan channel number

**CL3 to CL0** Start scan channel number

The MUX scan register low nibble, CL3 to CL0, also acts as a pointer when you program the A/D input range (see previous section). When you set the MUX start channel to N, the range code written to the register BASE+1 is for channel N.

### Programming example

This BASIC code sets the range for channel 5 to  $\pm 0.625$  V:

```
200 OUT BASE+2, 5 'SET POINTER TO CH.5
210 OUT BASE+1, 3 'RANGE CODE=3 FOR  $\pm 0.625$  V
```

**Note:** *The MUX start/stop channel changes each time you change the input range. Do not forget to reset the MUX start and stop channels to the correct values after you are finished setting the range.*

## Digital I/O registers – BASE+3/11

The PCM-3718 offers two 8-bit digital input/output channels. These I/O channels use the input or output ports at addresses BASE+3 and BASE+11.

### BASE+3 (read port) – DIO low byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1	DIO0

### BASE+3 (write port) – DIO low byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1	DIO0

### BASE+11 (read port) – DIO high byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	DIO15	DIO14	DIO13	DIO12	DIO11	DIO10	DIO9	DIO8

### BASE+11 (write port) – DIO high byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	DIO15	DIO14	DIO13	DIO12	DIO11	DIO10	DIO9	DIO8

## A/D status register – BASE+8

Read-only register BASE+8 provides information on the A/D configuration and operation. Writing to this I/O port with any data value clears the its INT bit. The other data bits do not change.

### BASE+8 – A/D status

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	EOC	N/A	MUX	INT	CN3	CN2	CN1	CN0

**EOC** End of Conversion.

0 The A/D converter is idle, ready for the next conversion. Data from the previous conversion is available in the A/D data registers.

1 The A/D converter is busy, implying that the A/D conversion is in progress.

**MUX** Single-ended/differential channel indicator.

0 8 differential channels

1 16 single-ended channels

**INT** Data valid.

0 No A/D conversion has been completed since the last time the INT bit was cleared. Values in the A/D data registers are not valid data.

1 The A/D conversion has finished, and converted data is ready. If the INTE bit of the control register (BASE +9) is set, an interrupt signal will be sent to the PC bus through interrupt level IRQn, where n is specified by bits I2, I1 and I0 of the control register. Though the A/D status register is read-only, writing to it with any value clears the INT bit.

**CN3 to CN0** When EOC = 0 these status bits contain the channel number of the next channel to be converted.

### Remarks

If you trigger the A/D conversion with the on-board pacer, your software should check the INT bit, not the EOC bit, before it reads the conversion data.

EOC can equal 0 in two different situations: the conversion is completed or no conversion has been started. Your software should therefore wait for the signal INT = 1 before it reads the conversion data. It should then clear the INT bit by writing any value to the A/D status register BASE+8.

## Control register - BASE+9

Read/write register BASE+9 provides information on the PCM-3718's operating modes.

### BASE+9 - Control

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	INTE	I2	I1	I0	X	DMAE	ST1	ST0

**INTE** Disable/enable PCM-3718 generated interrupts

- 0 Disables the generation of interrupts. No interrupt signal can be sent to the PC bus.
- 1 Enables the generation of interrupts. If DMAE = 0 the PCM-3718 will generate an interrupts when it completes an A/D conversion. Use this setting for interrupt driven data transfer.
- 1 If DMAE = 1 the PCM-3718 will generate an interrupt when it receives a T/C (terminal count) signal from the PC's DMA controller, indicating that a DMA transfer has completed. Use this setting for DMA data transfer. The DMA transfer is stopped by the interrupt caused by the T/C signal. See DMAE below.

**I2 to I0** Selects the interrupt used by an interrupt or DMA driven data transfer.

Interrupt level	INL2	INL1	INL0
N/A	0	0	0
N/A	0	0	1
IRQ2	0	1	0
IRQ3	0	1	1
IRQ4	1	0	0
IRQ5	1	0	1
IRQ6	1	1	0
IRQ7	1	1	1

**Note:** Make sure that the IRQ level you choose is not being used by another I/O device.

**DMAE** Disable/Enable PCM-3718 DMA transfers.

- 0 Disables DMA transfer.
- 1 Enables DMA transfer. Each A/D conversion initiates two successive DMA request signals. These signals cause the 8237 DMA controller to transfer two bytes of conversion data from the PCM-3718 to memory.

**Note:** You must program the PC's 8237 DMA controller the DMA page register before you set DMAE to 1.

**ST1 to ST0** Trigger source

Trigger source	ST1	ST0
Software trigger	0	X
External trigger	1	0
Pacer trigger	1	1

## Pacer enable register - BASE+10

Write register BASE+10 enables or disables the PCM-3718's pacer.

### BASE+10 - enable pacer

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	X	X	X	X	X	X	X	TC0

**TC0** Disable/enable pacer

- 0 Pacer enabled
- 1 Pacer disabled

## Programmable pacer registers - BASE+12/13/14/15

The four registers located at addresses BASE+12, BASE+13, BASE+14 and BASE+15 are used for the Intel 8254 programmable pacer. Please refer to pages 12-14 or 8254 product literature for detailed application information.

## A/D conversion

This chapter explains how to use the PCM-3718's A/D conversion functions. The first five sections cover A/D data format, input range selection, status register settings, MUX scan setting, trigger modes and data transfer. The last section gives step by step implementation guidelines for A/D operations.

### A/D Data format and status register

Since the PCM-3718 uses 12-bit A/D conversions, a single 8-bit register will not accommodate all the data. The PCM-3718 therefore stores A/D data in two registers located at addresses BASE+0 and BASE+1.

It stores the A/D low byte data in bits D4 to D7 (AD0 to AD3) of BASE+0 and high byte data in bits D0 to D7 (AD4 to AD11) of BASE+1. The least significant bit is AD0 and the most significant bit is AD11. You can read the source channel number corresponding to the A/D data form bits D0 to D3 (C0 to C3) of BASE+0.

A/D data register format is:

#### BASE+0 (read only) – A/D low byte and channel number

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	AD3	AD2	AD1	AD0	C3	C2	C1	C0

#### BASE+1 (read only) – A/D high byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4

The A/D status register at BASE+8 (read only) gives information on A/D configuration and operation.

A/D status register format is:

#### BASE+8 – A/D status

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	EOC	N/A	MUX	INT	CN3	CN2	CN1	CN0

Bits in this register indicate the end of conversion status, single-ended/differential input, interrupt status and the number of the channel to be converted next. Refer to page 8, *A/D status register*, for more information.

### Input range selection

Each A/D channel has its own individual input range, controlled by a range code stored in on-board RAM. Please refer to page 7, *A/D range control*, for more information.

### MUX setting

The PCM-3718 offers 16 single-ended or eight differential analog input channels. Set jumper JP2 for the channel configuration before you set the multiplexer scan range. The MUX scan register specifies the high and low limits of the scan range. The MUX scan register is a read/write register at address BASE+2. Bits D0 to D3 hold the starting channel number, and positions D4 to D7 hold the stop scan channel number. When you set the PCM-3718 for eight differential input channels, set bits CH3 and CL3 to zero.

The MUX scan register data format is:

#### BASE+2 (write) – start and stop scan channels

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	CH3	CH2	CH1	CH0	CL3	CL2	CL1	CL0

If you require only one A/D input channel, you should set the high and low scan limits to the same value. If you specify a range of input channels, the PCM-3718 automatically performs an A/D conversion on each channel in the range, beginning with the start channel. When it reaches the stop channel, it loops back to the start channel and continues. This looping continues until the specified number of conversions is completed. Note that writing to the MUX automatically resets it to the start channel.

You can specify channel settings by writing directly to the MUX scan register. You use the MUX scan register to point to a specified channel when you set channel input ranges (with BASE+1). After you set the input range, you will need to reset the MUX register for the proper start and stop channels.

### Trigger mode

You can trigger an A/D conversion from software, the module's on-board pacer or an external signal. Bits 1 and 0 of register BASE+9 select the trigger source.

1. If you select software triggering, write to register BASE+0 with any value to trigger an A/D conversion. High-speed A/D applications do not normally use software triggering because the triggering rate is too slow.
2. The PCM-3718's on-board Intel 8254 programmable interval timer/counter can generate periodic timing signals. Counters 1 and 2 of the Intel 8254 provide A/D converter trigger pulses with precise periods. You can select pacer output between 2.5 MHz and 71 minutes per pulse. Pages 12-14 cover the details of the Intel 8254 timer/counter.  
Pacer triggering is ideal for interrupt and DMA data transfer, normally used in A/D applications which require higher conversion speeds.
3. You can also trigger the A/D conversion from an external signal. Wire the external signal to pin 1 on connector P2 and switch jumper JP3 to EXT. You would normally use external triggering if your application requires A/D conversions not periodically, but conditionally, e. g., to measure a voltage when a limit switch closes. The A/D conversion starts at the rising edge of the external trigger pulse.

### A/D data transfer

You can perform A/D data transfer by program control, interrupt routine or DMA.

1. Program controlled data transfer operates by polling the A/D status register. After the A/D conversion has been triggered, your application program checks the INT bit (data valid) of the A/D status register. When it detects that the INT bit is on (1), it sends the A/D data to the PC's memory using DMA. Reset the INT bit (by writing to register BASE+8 with any value) after you transfer the A/D data.

When you use software triggering, you can check either the INT or EOC bits for data validity. Because the program triggers the A/D conversion, you do not need to poll the INT bit to see if the conversion has occurred. It is easier to use the EOC bit, because you do not need to clear it after you transfer the data.

2. With interrupt data transfer, you write an interrupt routine handler program which transfers data from the module's A/D data registers to a previously defined memory segment in the PC. At the end of each conversion the EOC signal generates an interrupt, and the interrupt handler routine performs the transfer. You must specify the interrupt control bit and the interrupt level selection bits in the PCM-3718 control register (BASE+9) before you use the interrupt routine. Writing to the A/D status register address (BASE+8) resets the PCM-3718 interrupt request and re-enables the PCM-3718 interrupt.
3. Direct memory access (DMA) transfer moves the A/D data from the PCM-3718 hardware device to the PC system memory without the system CPU. DMA is very useful in high speed data transfer, but it is complicated to operate. Before the DMA operation you must set the DMA level (JP1), the DMA enable bit control register (BASE+9) and the registers in the 8237 DMA controller. We recommend that you use the PCM-3718 driver to perform DMA operations. See page 15 for more information on the 8237 DMA controller and PCM-3718 DMA operations.

### How to make an A/D conversion

Your program can perform A/D by writing all the I/O port instructions directly, or you can take advantage of the PCM-3718 driver. We suggest that you make use of the driver functions in your program. This will make your programming job easier and improve your program's performance. See the Software Driver User's Manual for more information.

Do the following to perform software trigger and program controlled data transfer without the PCM-3718 driver:

1. Set the input range for each A/D channel.
2. Set the input channel by specifying the MUX scan range.
3. Trigger the A/D conversion by writing to the A/D low byte register (BASE+0) with any value.
4. Check for the end of the conversion by reading the A/D status register (BASE+8) INT bit.
5. Read data from the A/D converter by reading the A/D data registers (BASE+0 and BASE+1).
6. Converting the binary A/D data to an integer.

## Digital input/output

The PCM-3718 provides two 8-bit digital input/output channels. The registers at addresses BASE+3 and BASE+11 can input or latch output data. Data format for each register appears below:

### BASE+3 (read port) – DIO low byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	DI07	DI06	DI05	DI04	DI03	DI02	DI01	DI00

### BASE+3 (write port) – DIO low byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	DI07	DI06	DI05	DI04	DI03	DI02	DI01	DI00

### BASE+11 (read port) – DIO high byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	DI015	DI014	DI013	DI012	DI011	DI010	DI09	DI08

### BASE+11 (write port) – DIO high byte

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	DI015	DI014	DI013	DI012	DI011	DI010	DI09	DI08

Using the PCM-3718's input and output functions is fairly straightforward. Page 6 shows some ideas for digital signal connections.


# Programmable pacer

## The Intel 8254

The PCM-3718 uses the Intel 8254 programmable interval timer/counter version 2. The popular 8254 offers three independent 16-bit down counters. Each counter has a clock input, control gate and an output. You can program each counter for maximum count values from 2 to 65535.

Version 2 of the 8254 has a maximum input clock frequency of 10 MHz. The PCM-3718 provides 1 MHz and 10 MHz input frequencies to the 8254 from an on-board crystal oscillator. Jumper JP1 controls the input frequency. See page 4 for more information.

Counters 1 and 2 on the 8254 are cascaded and operated in a fixed divider configuration. Counter 1 input connects to the 1 MHz or 10 MHz clock frequency, and the output of Counter 1 connects to the input of Counter 2. The output of Counter 2 is internally configured to provide trigger pulses to the A/D converter, as shown below:



The Intel 8254 has six operational modes, from Mode 0 through Mode 5. To generate a pacer clock program both Counter 1 and Counter 2 for Mode 3 (square wave generation).

**NOTE:** Counter 0 is reserved for future development

## Counter read/write and control registers

The 8254 programmable interval timer uses four registers at addresses BASE+12, BASE+13, BASE+14 and BASE+15. Register functions appear below:

Register	Function
BASE+12	Counter 0 read/write
BASE+13	Counter 1 read/write
BASE+14	Counter 2 read/write
BASE+15	Counter control word

Since the 8254 counter uses a 16-bit structure, each section of read/write data is split into a least significant byte (LSB) and most significant byte (MSB). To avoid errors it is important that you make read/write operations in pairs and keep track of the byte order.

The data format for the control register appears below:

BASE+15 - 8254 control, standard mode								
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	SC1	SC0	RW1	RW0	M2	M1	M0	BCD

**SC1 & SC0** Select counter.

Counter	SC1	SC0
0	0	0
1	0	1
2	1	0
Read-back command	1	1

**RW1 & RW0** Select read/write operation

Operation	RW1	RW0
Counter latch	0	0
Read/write LSB	0	1
Read/write MSB	1	0
Read/write LSB first, then MSB	1	1

**M2, M1 & M0** Select operating mode

M2	M1	M0	Mode
0	0	0	0 programmable one shot
0	0	1	1 programmable one shot
X	1	0	2 Rate generator
X	1	1	3 Square wave rate generator
1	0	0	4 Software triggered strobe
1	0	1	5 Hardware triggered strobe

**BCD** Select binary or BCD counting.

BCD	Type
0	Binary counting 16-bits
1	Binary coded decimal (BCD) counting

If you set the module for binary counting, the count can be any number from 0 up to 65535. If you set it for BCD (Binary Coded Decimal) counting, the count can be any number from 0 to 9999.

If you set both SC1 and SC0 bits to 1, the counter control register is in read-back command mode. The control register data format then becomes:

BASE+15 - 8254 control, read-back mode								
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	1	1	CNT	STA	C2	C1	C0	X

**CNT = 0** Latch count of selected counter(s).

**STA = 0** Latch status of selected counter(s).

**C2, C1 & C0** Select counter for a read-back operation.

C2 = 1 select Counter 2

C1 = 1 select Counter 1

C0 = 1 select Counter 0

If you set both SC1 and SC0 to 1 and STA to 0, the register selected by C2 to C0 contains a byte which shows the status of the counter. The data format of the counter read/write register then becomes:

---

**BASE+12/13/14 – status read-back mode**

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Value	OUT	NC	RW1	RW0	M2	M1	M0	BCD

**OUT** Current state of counter output  
**NC** Null count is 1 when the last count written to the counter register has been loaded into the counting element

The pacer enable register, located at address BASE+10, has a close relationship with the counter operation. Refer to page 9, *Pacer enable register*, for the register data format. The TC0 bit enables and disables the pacer. If TC0 is 0, the pacer is disabled. If TC0 is 1, the pacer is disabled.

---

**Counter operating modes**

**MODE 0 – Stop on terminal count**

The output will be initially low after you set this mode of operation. After you load the count into the selected count register, the output will remain low and the counter will count. When the counter reaches the terminal count, its output will go high and remain high until you reload it with the mode or a new count value. The counter continues to decrement after it reaches the terminal count. Rewriting a counter register during counting has the following results:

1. Writing to the first byte stops the current counting.
2. Writing to the second byte starts the new count.

**MODE 1 – Programmable one-shot**

The output is initially high. The output will go low on the count following the rising edge of the gate input. It will then go high on the terminal count. If you load a new count value while the output is low, the new value will not affect the duration of the one-shot pulse until the succeeding trigger. You can read the current count at any time without affecting the one-shot pulse. The one-shot is retriggerable, thus the output will remain low for the full count after any rising edge at the gate input.

**MODE 2 – Rate generator**

The output will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the counter register. If you reload the counter register between output pulses, the present period will not be affected, but the subsequent period will reflect the value.

The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. You can thus use the gate input to synchronize the counter.

With this mode the output will remain high until you load the count register. You can also synchronize the output by software.

**MODE 3 – Square wave generator**

This mode is similar to Mode 2, except that the output will remain high until one half of the count has been completed (for even numbers), and will go low for the other half of the count. This is accomplished by decreasing the counter by two on the falling edge of each clock pulse. When the counter reaches the terminal count, the state of the output is changed, the counter is reloaded with the full count and the whole process is repeated.

If the count is odd and the output is high, the first clock pulse (after the count is loaded) decrements the count by 1. Subsequent clock pulses decrement the count by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the counter by 3. Subsequent clock pulses decrement the count by two until timeout, then the whole process is repeated. In this way, if the count is odd, the output will be high for (N+1)/2 counts and low for (N-1)/2 counts.

**MODE 4 – Software triggered strobe**

After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period then go high again.

If you reload the count register during counting, the new count will be loaded on the next CLK pulse. The count will be inhibited while the GATE input is low.

**MODE 5 – Hardware triggered strobe**

The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable.

---

**Counter operations**

**Read/write operation**

Before you write the initial count to each counter, you must first specify the read/write operation type, operating mode and counter type in the control byte and write the control byte to the control register (BASE+15).

Since the control byte register and all three counter read/write registers have separate addresses and each control byte specifies the counter it applies to (set by SC1 and SC0), no instructions on the operating sequence are required. Any programming sequence following the 8254 convention is acceptable.

There are three types of counter operation: read/load LSB, read/load MSB and read/load LSB followed by MSB. It is important that you make your read/write operations in pairs and keep track of the byte order.

## Counter read-back command

The 8254 counter read-back command lets you check the count value, programmed mode and current states of the OUT pin and Null Count flag of the selected counter(s). You write this command to the control word register. Format is as shown at the beginning of the chapter.

The read-back command can latch multiple counter output latches. Simply set the CNT bit to 0 and select the desired counter(s). This single command is functionally equivalent to multiple counter latch commands, one for each counter latched.

The read-back command can also latch status information for selected counter(s) by setting the STA bit to 0. The status must be latched to be read; the status of a counter is accessed by a read from that counter. The counter status format appears at the beginning of the chapter.

## Counter latch operation

Users often want to read the value of a counter without disturbing the count in progress. You do this by latching the count value for the specific counter then reading the value.

The 8254 supports the counter latch operation in two ways. The first way is to set bits RW1 and RWO to 0. This latches the count of the selected counter in a 16-bit hold register. The second way is to perform a latch operation under the read-back command. Set bits SC1 and SC0 to 1 and CNT to 0. The second method has the advantage of operating several counters at the same time. A subsequent read operation on the selected counter will retrieve the latched value.

## Counter applications

The 8254 programmable interval timer/counter on your PCM-3718 interface module is a very useful device. You can program counters 1 and 2 to serve as a pacer to generate A/D conversion trigger pulses. We reserve Counter 0 for later module development.

### Setting the pacer rate

The following equation gives the pacer rate:

$$\text{Pacer rate} = \text{FCLK} / (\text{C1} * \text{C2})$$

FCLK is either 1 MHz or 10 MHz, as set by jumper JP1. The following steps tell how to set the counter modes and constants:

1. Set Counter 1 to Mode 3 by writing '76h' to address BASE+15.
2. Set Counter 2's divisor constant C1 by writing to BASE+13. Constant C1 can be any 16-bit value from 2 to 65535. Because the 8254 has 8-bit registers, you should first write the low byte of C1 to BASE+13, then write the high byte of C1 to BASE+13.
3. Set Counter 2 to Mode 3 by writing 'B6h' to address BASE+15.
4. Set Counter 2's divisor constant C2 by writing to BASE+14. Constant C2 can be any 16-bit value from 2 to 65535. Because the 8254 has 8-bit registers, you should first write the low byte of C2 to BASE+14, then write the high byte of C2 to BASE+14.

## Programming example

The following program (written in BASIC) sets the pacer rate to 25 KHz. It uses FCLK of 10 MHz, C1 of 40 and C2 of 10.  $25 \text{ KHz} = 10 \text{ MHz} / (40 * 10)$ .

```
500 OUT (BASE+3,&H76) 'Set Counter 1 to Mode 3
510 OUT (BASE+1,40) 'Write low byte of C1
520 OUT (BASE+1,0) 'Write high byte of C1
530 OUT (BASE+3,&HB6) 'Set Counter 2 to Mode 3
540 OUT (BASE+2,10) 'Write low byte of C2
550 OUT (BASE+2,0) 'Write high byte of C2
```

## Direct memory access operation

Direct memory access (DMA) improves system performance by allowing external devices to transfer information directly to or from the PC's memory without using the CPU. The PCM-3718's DMA capability significantly improves the system performance in high speed A/D applications.

### Introduction to the 8237 DMA controller

The 8237 DMA controller chip on the PC system board handles the DMA operation. This chip has four prioritized direct memory access channels. Channel 0 is reserved by the PC system refresh its dynamic RAM. Channel 2 supports floppy disk operations. Channel 3 is normally used for hard disk operations. Channel 1 is not reserved for any internal operations and is available for your applications.

Each channel has two associated control signals associated with it. The DMA request signal (DRQ) triggers a DMA operation, and the DMA acknowledge signal (DACK) authorizes the 8237 to start the data transfer.

The 8237 DMA chip has four operating modes (single, demand, block and cascade) and four control registers. These registers are:

1. Operation mode register (set mode of operation)
2. Address register (specify memory segment starting address)
3. Word count register (specify the number of transfers)
4. Initialization register (enable and disable DMA channels)

You must properly set all four registers before requesting the DMA operation.

### Using DMA transfer with the PCM-3718

DMA transfer is a powerful but complicated operation. Different parts of the DMA transfer have been covered in other parts of this manual, especially pages 10-11. The following steps summarize how to use DMA transfer with the PCM-3718:

1. When you configure your hardware, check your to see which (if any) PC DMA channel is available (level 1 or level 3) and set PCM-3718 jumper JP1 accordingly.
2. If you will be using the PCM-3718 driver for your DMA transfer programming, see the Software Drivers User's Manual for information.
3. If you choose to conduct your own DMA operation, you will need to have a solid understanding of the PC, 8237 DMA controller and the PCM-3718. Make sure you perform the following steps in your DMA transfer:
  - a. Initialize the 8237 DMA controller register and page register.
  - b. Send DMA enable and trigger source data to the PCM-3718 control register located at address BASE+9.
  - c. Set an external trigger pulse or pacer trigger rate.
  - d. Enable the trigger source to start the A/D conversion

## Calibration

Regular calibration checks are important to maintain accuracy. We provide a calibration program, CALB.EXE, on the PCM-3718 software disk to assist you in this task.

The minimum equipment you will need to perform a satisfactory calibration is a 4½-digit digital multimeter and a voltage calibrator or stable, noise free D. C. voltage source. You may also want a card extender, such as the Advantech PCL-757 ISA-Bus Switch/Extension Card. The PCL-757 transparently extends the PC-bus connector to the top of the chassis, giving safe and easy access to the PCM-3718 during calibration or other tasks.

The CALB.EXE makes calibration easy. It leads you through the calibration and setup procedure with a variety of prompts and graphic displays, showing you all of the correct settings and adjustments. The explanatory material in this section is brief, intended for use in conjunction with the calibration program.

### VR assignment

The five variable resistors (VRs) on the PCM-3718 board help you make accurate adjustments on all A/D. See the figure on page 2 for help finding the VRs. The following list shows the function of each VR:

VR	Function
VR1	A/D full scale adjustment
VR2	A/D bipolar offset
VR3	A/D unipolar offset

### A/D calibration

Regular and accurate calibration procedures ensure maximum possible accuracy. The CALB.EXE calibration program leads you through the whole A/D offset and gain adjustment procedure. The basic steps are outlined below:

1. Connect an external DC voltage source with value equal to 0.5 LSB to A/D Channel 0 (pin 1 on connector P1).
2. Adjust VR2 until the output from the card's A/D converter flickers between 0 and 1.
3. Connect an external DC voltage source with a value of 4094.5 LSB to A/D channel 0.
4. Adjust VR1 until the A/D reading flickers between 4094 and 4095.
5. Repeat steps 2 to step 4, adjusting VR1 and VR2.
6. Select unipolar input configuration. Connect an external DC voltage source with a value of 0.5 LSB to A/D channel 0. Adjust VR3 until the reading of the A/D flickers between 0 and 1.

